[PATCH] D133255: [RISCV] Transform VMERGE_VVM_<LMUL>_TU with all ones mask to VADD_VI_<LMUL>_TU.
Yeting Kuo via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sat Sep 3 06:34:48 PDT 2022
fakepaper56 added inline comments.
================
Comment at: llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp:2511
// Check that we're using V0 as a mask register.
if (!isa<RegisterSDNode>(N->getOperand(MaskOpIdx)) ||
cast<RegisterSDNode>(N->getOperand(MaskOpIdx))->getReg() != RISCV::V0)
----------------
Do we have an instruction that mask operand is not `v0`? I am confused by the condition.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D133255/new/
https://reviews.llvm.org/D133255
More information about the llvm-commits
mailing list