[PATCH] D131959: [AMDGPU] Fix SDST operand of V_DIV_SCALE to always be VCC

[Pierre van Houtryve via Phabricator via llvm-commits]

Pierre-vh added inline comments.


================
Comment at: llvm/test/tools/llvm-mca/AMDGPU/gfx11-double.s:147
 # CHECK-NEXT: [0,8]     .    .    .    .    .    .    .    .    DeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeE.   v_fract_f64_e32 v[4:5], v[4:5]
+# CHECK-NEXT: Truncated display due to cycle limit
 
----------------
Not sure why this popped up, I don't really understand the message


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D131959/new/

https://reviews.llvm.org/D131959