[PATCH] D130993: [AArch64][SVE] Extend LD1RQ ISel patterns to cover missing addressing modes

[Matt Devereau via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG30b045aba603: [AArch64][SVE] Extend LD1RQ ISel patterns to cover missing addressing modes (authored by MattDevereau).

Changed prior to commit:
  https://reviews.llvm.org/D130993?vs=454458&id=455557#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D130993/new/

https://reviews.llvm.org/D130993

Files:
  llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
  llvm/test/CodeGen/AArch64/sve-intrinsics-loads.ll
  llvm/test/tools/llvm-mca/AArch64/A64FX/A64FX-sve-instructions.s
  llvm/test/tools/llvm-mca/AArch64/Neoverse/N2-sve-instructions.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D130993.455557.patch
Type: text/x-patch
Size: 28552 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220825/d2e3ce47/attachment.bin>