[PATCH] D132373: [RISCV] When ISD::SETUGT && Imm == -1, processed before lowering

Philip Reames via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Aug 22 08:02:06 PDT 2022

Previous message: [PATCH] D132373: [RISCV] When ISD::SETUGT && Imm == -1, processed before lowering
Next message: [PATCH] D132373: [RISCV] When ISD::SETUGT && Imm == -1, processed before lowering
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

reames requested changes to this revision.
reames added a comment.
This revision now requires changes to proceed.

Please follow LLVM development policies.  Add a description of the change, and tests which demonstrate it.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D132373/new/

https://reviews.llvm.org/D132373

Previous message: [PATCH] D132373: [RISCV] When ISD::SETUGT && Imm == -1, processed before lowering
Next message: [PATCH] D132373: [RISCV] When ISD::SETUGT && Imm == -1, processed before lowering
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list