[PATCH] D131819: [RISCV] Enable isTruncateFree in SDAG for i64->i32 on rv64.
Jessica Clarke via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Aug 12 17:25:58 PDT 2022
jrtc27 added inline comments.
================
Comment at: llvm/lib/Target/RISCV/RISCVISelLowering.cpp:1107
// just be used.
+// FIXME: Should we consider i64->i32 free on RV64 to match the EVT version of
+// isTruncateFree?
----------------
Is there a reason they *shouldn't* match? Having them differ for simple types like i64->i32 is rather surprising.
================
Comment at: llvm/test/CodeGen/RISCV/trunc-free.ll:9
+
+define void @foo(i32* %p, i64* %q, i32* %r, i32 %x) {
+; CHECK-LABEL: foo:
----------------
%x is unused
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D131819/new/
https://reviews.llvm.org/D131819
More information about the llvm-commits
mailing list