[PATCH] D128216: [X86] Add SimplifyMultipleUseDemandedBitsForTargetNode X86ISD::ANDNP handling

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon updated this revision to Diff 452159.
RKSimon added a comment.

Limit this to the RHS case which allows us to avoid ANDNP


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D128216/new/

https://reviews.llvm.org/D128216

Files:
  llvm/lib/Target/X86/X86ISelLowering.cpp
  llvm/test/CodeGen/X86/combine-udiv.ll
  llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-5.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D128216.452159.patch
Type: text/x-patch
Size: 51824 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220812/f0e350b6/attachment.bin>