[PATCH] D123264: [RISCV] Pre-RA expand pseudos pass
Luís Marques via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sat Jul 30 15:49:55 PDT 2022
luismarques updated this revision to Diff 448816.
luismarques added a comment.
- Remove the unused `RISCVExpandPseudo::expandAuipcInstPair`
- Delete the dead branch from the `RISCVPreRAExpandPseudo::expandAuipcInstPair`
- Try to address the feedback regarding preserving the memoperands
- Update `mir-target-flags.ll` due to reorderings caused by the memoperands
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D123264/new/
https://reviews.llvm.org/D123264
Files:
llvm/include/llvm/CodeGen/MachineInstr.h
llvm/lib/CodeGen/MachineInstr.cpp
llvm/lib/Target/RISCV/RISCV.h
llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp
llvm/lib/Target/RISCV/RISCVMCInstLower.cpp
llvm/lib/Target/RISCV/RISCVTargetMachine.cpp
llvm/test/CodeGen/RISCV/O3-pipeline.ll
llvm/test/CodeGen/RISCV/codemodel-lowering.ll
llvm/test/CodeGen/RISCV/elf-preemption.ll
llvm/test/CodeGen/RISCV/fold-addi-loadstore.ll
llvm/test/CodeGen/RISCV/jumptable.ll
llvm/test/CodeGen/RISCV/machinelicm-address-pseudos.ll
llvm/test/CodeGen/RISCV/mir-target-flags.ll
llvm/test/CodeGen/RISCV/pic-models.ll
llvm/test/CodeGen/RISCV/tls-models.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D123264.448816.patch
Type: text/x-patch
Size: 52900 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220730/a6e48f1c/attachment.bin>
More information about the llvm-commits
mailing list