[PATCH] D130560: [RISCV] Handle register spill in branch relaxation

[Piggy via Phabricator via llvm-commits]

piggynl updated this revision to Diff 448517.
piggynl added a comment.

Reuse scavenging spill slot for scratch register's spill slot in branch relaxation.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D130560/new/

https://reviews.llvm.org/D130560

Files:
  llvm/lib/Target/RISCV/RISCVFrameLowering.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
  llvm/lib/Target/RISCV/RISCVMachineFunctionInfo.h
  llvm/test/CodeGen/RISCV/branch-relaxation-spill-32.ll
  llvm/test/CodeGen/RISCV/branch-relaxation-spill-64.ll
  llvm/test/CodeGen/RISCV/branch-relaxation.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D130560.448517.patch
Type: text/x-patch
Size: 32105 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220729/1acc7c37/attachment.bin>