[PATCH] D107278: [RISCV] Add new lga pseudoinstruction

[Jessica Clarke via Phabricator via llvm-commits]

jrtc27 updated this revision to Diff 447490.
jrtc27 added a comment.

Rebased, including new riscv_lga ISD node to match riscv_l(l)a (though I don't understand quite why we bother with these... it seems like extra indirection for no gain?)


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D107278/new/

https://reviews.llvm.org/D107278

Files:
  llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
  llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/test/MC/RISCV/rvi-pseudos-invalid.s
  llvm/test/MC/RISCV/rvi-pseudos.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D107278.447490.patch
Type: text/x-patch
Size: 18651 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220725/c71b267e/attachment.bin>