[PATCH] D129774: [llvm][AArch64] Add missing FPCR, H and B registers to Codeview mapping

[David Spickett via Phabricator via llvm-commits]

DavidSpickett added a comment.

If you're not familiar with the naming: https://developer.arm.com/documentation/102374/0100/Registers-in-AArch64---general-purpose-registers

llvm does use the B registers, or at least can but usually for an instruction operand not for a variable you'd get debug info for. H was easy because `__fp16` arguments end up there.

I think testing with MIR is the way to go to be after register allocation, and I did test that my hacks for the B test work with expensive checks. If there's a better way I'm happy to change it though.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D129774/new/

https://reviews.llvm.org/D129774