[PATCH] D129375: [AMDGPU] Fix bitcast v4i64/v16i16

[Piotr Sobczak via Phabricator via llvm-commits]

piotr added a comment.

While this fixes a regression in an important benchmark, I think we need to re-think how these BitConverts are specified in a follow-up work, as the current list has been highly inconsistent, even before my changes.

I guess, the list has grown organically from the cases that isel needs supporting. Does anyone know if we should be listing all possible cases of a bitcast for a given width? And always have both SReg/VReg? Or it's fine to have a list like specified currently?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D129375/new/

https://reviews.llvm.org/D129375