[PATCH] D129073: [AMDGPU] Combine s_or_saveexec, s_xor instructions.
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jul 7 07:21:27 PDT 2022
arsenm added a comment.
In D129073#3635410 <https://reviews.llvm.org/D129073#3635410>, @nhaehnle wrote:
> 2. Why is this change done in SIOptimizeExecMasking instead of SIOptimizeExecMaskingPreRA? Actually, I don't remember why we have the two passes in the first place. Perhaps @rampitec remembers?
The primary reason is we can't produce the terminators with output registers before register allocation in case we need to insert spills live out of the block for the save exec. RA needs to insert spills before terminators
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D129073/new/
https://reviews.llvm.org/D129073
More information about the llvm-commits
mailing list