[PATCH] D128843: [RISCV] DAG combine (sra (shl X, 32), 32 - C) -> (shl (sext_inreg X, i32), C).
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jun 29 14:52:27 PDT 2022
craig.topper added inline comments.
================
Comment at: llvm/lib/Target/RISCV/RISCVISelLowering.cpp:8533
+
+// Combine (sra (shl X, 32), 32 - C) -> (sra (sext_inreg X, i32), C)
+// FIXME: Should this be a generic combine? There's a similar combine on X86.
----------------
I typoed this comment
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D128843/new/
https://reviews.llvm.org/D128843
More information about the llvm-commits
mailing list