[PATCH] D124564: [MachineCombiner, AArch64] Add a new pattern A-(B+C) => (A-B)-C to reduce latency
Dave Green via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Jun 28 00:03:36 PDT 2022
dmgreen accepted this revision.
dmgreen added a comment.
This revision is now accepted and ready to land.
Thanks. Then I think this patch LGTM
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D124564/new/
https://reviews.llvm.org/D124564
More information about the llvm-commits
mailing list