[PATCH] D123029: [AArch64] Optimize patterns where AND's on same operand with multiple masks can be combined.

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Jun 19 02:26:02 PDT 2022

Previous message: [PATCH] D128135: [DAGCombiner][ARM][RISCV] Teach ShrinkLoadReplaceStoreWithStore to use truncstore.
Next message: [PATCH] D121833: [SelectionDAG][RISCV][AMDGPU][ARM] Improve SimplifyDemandedBits for SHL with variable shift amount.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

RKSimon added a comment.

@bipmis Whats the plan for this patch? Can the IR pattern appear in DAG or will D124119 <https://reviews.llvm.org/D124119> handle it in InstCombine?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D123029/new/

https://reviews.llvm.org/D123029

Previous message: [PATCH] D128135: [DAGCombiner][ARM][RISCV] Teach ShrinkLoadReplaceStoreWithStore to use truncstore.
Next message: [PATCH] D121833: [SelectionDAG][RISCV][AMDGPU][ARM] Improve SimplifyDemandedBits for SHL with variable shift amount.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list