[PATCH] D127983: [RISCV] Start merging demanded reasoning - starting with load/stores [nfc]
Philip Reames via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jun 16 10:03:58 PDT 2022
reames created this revision.
reames added reviewers: craig.topper, frasercrmck, kito-cheng.
Herald added subscribers: sunshaoce, VincentWu, luke957, StephenFan, vkmr, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, niosHD, sabuasal, bollu, simoncook, johnrusso, rbar, asb, hiraditya, arichardson, mcrosier.
Herald added a project: All.
reames requested review of this revision.
Herald added subscribers: pcwang-thead, eopXD, MaskRay.
Herald added a project: LLVM.
This change merges the logic for reasoning about demanded portions of the VTYPE register between the main dataflow algorithm and the backwards mutation post pass. In the process, we get to delete a bunch of now redundant code.
This should be entirely NFC. I included a slight hack (see TODO) to avoid changing behavior in the post pass while being able to use the generalized logic in the prepass. I will fix the TODO in a separate change once this lands.
@reviewers - Main reason for posting this for review is for a sanity check on the code added to handle the pre-lowering form. I think I got that right; the existing forward direction code is basically only ever called on instructions with SEW or explicit vsetvlis.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D127983
Files:
llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D127983.437584.patch
Type: text/x-patch
Size: 4371 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220616/499a33b8/attachment.bin>
More information about the llvm-commits
mailing list