[PATCH] D127527: [AMDGPU] Define SGPR_NULL64 register. NFCI.

[Jay Foad via Phabricator via llvm-commits]

foad accepted this revision.
foad added a comment.
This revision is now accepted and ready to land.

I guess this is OK. I'm a bit surprised that null is defined like a real physical register, but I guess it has always worked this way. And MIPS seems to do the same for their r0 register which works the same way.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D127527/new/

https://reviews.llvm.org/D127527