[PATCH] D126794: [RISCV] Lower VLEFF/VLSEGFF SDNodes to MachineInstrs with VL outputs.

Shao-Ce SUN via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Jun 10 06:05:23 PDT 2022

Previous message: [PATCH] D126794: [RISCV] Lower VLEFF/VLSEGFF SDNodes to MachineInstrs with VL outputs.
Next message: [llvm] 4fed5f1 - [AMDGPU][GFX8][DOC][NFC] Update assembler syntax description
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

sunshaoce added a comment.

I've landed it.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D126794/new/

https://reviews.llvm.org/D126794

Previous message: [PATCH] D126794: [RISCV] Lower VLEFF/VLSEGFF SDNodes to MachineInstrs with VL outputs.
Next message: [llvm] 4fed5f1 - [AMDGPU][GFX8][DOC][NFC] Update assembler syntax description
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list