[PATCH] D123096: [Hexagon] Enable IAS in the Hexagon backend
Brad Smith via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Jun 3 15:20:06 PDT 2022
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGa0bc67e555f4: [Hexagon] Enable IAS in the Hexagon backend (authored by brad).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D123096/new/
https://reviews.llvm.org/D123096
Files:
llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCAsmInfo.cpp
llvm/test/CodeGen/Hexagon/inline-asm-hexagon.ll
llvm/test/CodeGen/Hexagon/inline-asm-i1.ll
llvm/test/CodeGen/Hexagon/inline-asm-qv.ll
llvm/test/CodeGen/Hexagon/rdf-inline-asm-fixed.ll
llvm/test/CodeGen/Hexagon/v6-inlasm1.ll
llvm/test/CodeGen/Hexagon/v6-inlasm2.ll
llvm/test/CodeGen/Hexagon/v6-inlasm3.ll
llvm/test/CodeGen/Hexagon/v6vec-vprint.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D123096.434161.patch
Type: text/x-patch
Size: 4734 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220603/0c1a94e0/attachment.bin>
More information about the llvm-commits
mailing list