[PATCH] D125551: [ValueTracking] Handle and/or on RHS of isImpliedCondition()

[Nikita Popov via Phabricator via llvm-commits]

nikic created this revision.
nikic added reviewers: spatel, lebedev.ri, fhahn.
Herald added a subscriber: hiraditya.
Herald added a project: All.
nikic requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

isImpliedCondition() currently handles and/or on the LHS, but not on the RHS, resulting in asymmetric behavior. This patch adds two new implication rules:

- LHS ==> (RHS1 || RHS2) if LHS ==> RHS1 or LHS ==> RHS2
- LHS ==> !(RHS1 && RHS2) if LHS ==> !RHS1 or LHS ==> !RHS2


https://reviews.llvm.org/D125551

Files:
  llvm/lib/Analysis/ValueTracking.cpp
  llvm/test/Transforms/InstSimplify/and-or-implied-cond.ll
  llvm/test/Transforms/InstSimplify/select-implied.ll
  llvm/test/Transforms/LoopVectorize/induction.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D125551.429249.patch
Type: text/x-patch
Size: 36403 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220513/87f8fc07/attachment.bin>