[PATCH] D123458: [LSR][RISCV] Improve test coverage for LSR in RISC-V

[Yueh-Ting (eop) Chen via Phabricator via llvm-commits]

eopXD updated this revision to Diff 427926.
eopXD marked 3 inline comments as done.
eopXD added a comment.

Update testcase:

- add `-mattr=+m` for `loop-strength-reduce-add-cheaper-than-mul.ll`
- run `simplifycfg` for `loop-strength-reduce-ivusers.ll`


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D123458/new/

https://reviews.llvm.org/D123458

Files:
  llvm/test/CodeGen/RISCV/loop-strength-reduce-add-cheaper-than-mul.ll
  llvm/test/CodeGen/RISCV/loop-strength-reduce-ivusers.ll
  llvm/test/CodeGen/RISCV/loop-strength-reduce-loop-invar.ll
  llvm/test/CodeGen/RISCV/loop-strength-reduce-sink.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D123458.427926.patch
Type: text/x-patch
Size: 21509 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220508/545ef2af/attachment.bin>