[PATCH] D124986: [RISCV] Support VP_REDUCE_ADD mask operation

WangLian via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu May 5 18:58:26 PDT 2022


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGfb0d636f285b: [RISCV][SelectionDAG] Support VP_REDUCE_ADD mask operation. (authored by Jimerlife).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D124986/new/

https://reviews.llvm.org/D124986

Files:
  llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-mask-vp.ll
  llvm/test/CodeGen/RISCV/rvv/vreductions-mask-vp.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D124986.427507.patch
Type: text/x-patch
Size: 9040 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220506/3bbc140e/attachment-0001.bin>


More information about the llvm-commits mailing list