[PATCH] D122994: [SVE] Move reg+reg gather/scatter addressing optimisations from lowering into DAG combine.

[Paul Walker via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGb481512485a8: [SVE] Move reg+reg gather/scatter addressing optimisations from lowering into… (authored by paulwalker-arm).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D122994/new/

https://reviews.llvm.org/D122994

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/sve-fixed-length-masked-gather.ll
  llvm/test/CodeGen/AArch64/sve-fixed-length-masked-scatter.ll
  llvm/test/CodeGen/AArch64/sve-gather-scatter-addr-opts.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D122994.426103.patch
Type: text/x-patch
Size: 15961 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220429/30517c41/attachment.bin>