[PATCH] D124231: [RISCV] Merge addi into load/store as there is a ADD between them
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Apr 21 23:09:08 PDT 2022
craig.topper added inline comments.
================
Comment at: llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp:2102
+
+ // There is a ADD between ADDI and load/store.
+ SDValue Add;
----------------
I don't think this is safe for W instructions. We would need to prove the sign extend done by the ADD*W doesn't alter the result of the addition.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D124231/new/
https://reviews.llvm.org/D124231
More information about the llvm-commits
mailing list