[PATCH] D122245: [Disassember][NFCI] Use strong type for instruction decoder

[Maksim Panchenko via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG4ae9745af197: [Disassember][NFCI] Use strong type for instruction decoder (authored by maksfb).

Changed prior to commit:
  https://reviews.llvm.org/D122245?vs=417347&id=418364#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D122245/new/

https://reviews.llvm.org/D122245

Files:
  llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp
  llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
  llvm/lib/Target/ARC/Disassembler/ARCDisassembler.cpp
  llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
  llvm/lib/Target/AVR/Disassembler/AVRDisassembler.cpp
  llvm/lib/Target/BPF/Disassembler/BPFDisassembler.cpp
  llvm/lib/Target/CSKY/Disassembler/CSKYDisassembler.cpp
  llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp
  llvm/lib/Target/Hexagon/HexagonDepDecoders.inc
  llvm/lib/Target/Lanai/Disassembler/LanaiDisassembler.cpp
  llvm/lib/Target/LoongArch/Disassembler/LoongArchDisassembler.cpp
  llvm/lib/Target/MSP430/Disassembler/MSP430Disassembler.cpp
  llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp
  llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp
  llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/lib/Target/Sparc/Disassembler/SparcDisassembler.cpp
  llvm/lib/Target/SystemZ/Disassembler/SystemZDisassembler.cpp
  llvm/lib/Target/VE/Disassembler/VEDisassembler.cpp
  llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp
  llvm/utils/TableGen/FixedLenDecoderEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D122245.418364.patch
Type: text/x-patch
Size: 461097 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220326/d16236cf/attachment-0001.bin>