[PATCH] D121376: [RISCV][RVV] Introduce roundmode operand to PseudoVAADD instruction

ShihPo Hung via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Mar 22 11:51:24 PDT 2022


arcbbb updated this revision to Diff 417354.
arcbbb added a comment.

Updates:

1. Address Craig's comments
2. Considering VXSAT state, save the value of VCSR instead of the value of VXRM
3. update test cases


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D121376/new/

https://reviews.llvm.org/D121376

Files:
  llvm/include/llvm/IR/IntrinsicsRISCV.td
  llvm/lib/Target/RISCV/CMakeLists.txt
  llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h
  llvm/lib/Target/RISCV/RISCV.h
  llvm/lib/Target/RISCV/RISCVInstrFormats.td
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/lib/Target/RISCV/RISCVMCInstLower.cpp
  llvm/lib/Target/RISCV/RISCVRegisterInfo.td
  llvm/lib/Target/RISCV/RISCVSystemOperands.td
  llvm/lib/Target/RISCV/RISCVTargetMachine.cpp
  llvm/lib/Target/RISCV/RISCVVXRMRegister.cpp
  llvm/test/CodeGen/RISCV/rvv/roundmode-insert.ll
  llvm/test/CodeGen/RISCV/rvv/roundmode-insert.mir
  llvm/test/CodeGen/RISCV/rvv/vaadd-rm-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vaadd-rm-rv64.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D121376.417354.patch
Type: text/x-patch
Size: 213108 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220322/6d848858/attachment-0001.bin>


More information about the llvm-commits mailing list