[PATCH] D121152: [RISCV] Add more sign-extending ops to MIR sext.w pass.

Kito Cheng via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Mar 18 03:23:47 PDT 2022


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG7afa44f5f57e: [RISCV] Add more sign-extending ops to MIR sext.w pass. (authored by mohammed-nurulhoque, committed by kito-cheng).

Changed prior to commit:
  https://reviews.llvm.org/D121152?vs=413733&id=416443#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D121152/new/

https://reviews.llvm.org/D121152

Files:
  llvm/lib/Target/RISCV/RISCVSExtWRemoval.cpp
  llvm/test/CodeGen/RISCV/sextw-removal.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D121152.416443.patch
Type: text/x-patch
Size: 8993 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220318/18884e27/attachment.bin>


More information about the llvm-commits mailing list