[PATCH] D121874: [AMDGPU] Fix PreRARematerialize scheduler pass sinking undef instruction

[Vang Thao via Phabricator via llvm-commits]

vangthao updated this revision to Diff 416265.
vangthao added a comment.

Skip all defs containing subregs instead of just undefs.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D121874/new/

https://reviews.llvm.org/D121874

Files:
  llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp
  llvm/test/CodeGen/AMDGPU/machine-scheduler-sink-trivial-remats.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D121874.416265.patch
Type: text/x-patch
Size: 8687 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220317/d290e4f2/attachment.bin>