[PATCH] D121774: [RISCV] support fcmp in zfinx,zdinx,zhinx

[QIHAN CAI via Phabricator via llvm-commits]

realqhc updated this revision to Diff 415781.
realqhc added a comment.

[RISCV] revert target-abi test and abi error string format


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D121774/new/

https://reviews.llvm.org/D121774

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVInstrFormats.td
  llvm/lib/Target/RISCV/RISCVInstrInfoD.td
  llvm/lib/Target/RISCV/RISCVInstrInfoF.td
  llvm/lib/Target/RISCV/RISCVInstrInfoZfh.td
  llvm/test/CodeGen/RISCV/double-fcmp.ll
  llvm/test/CodeGen/RISCV/float-fcmp.ll
  llvm/test/CodeGen/RISCV/half-fcmp.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D121774.415781.patch
Type: text/x-patch
Size: 33962 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220316/678f83b9/attachment.bin>