[PATCH] D117654: [RISCV] Support Sinval extension and hypervisor memory management fence instructions

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 2 16:20:04 PST 2022


craig.topper added inline comments.
Herald added a project: All.


================
Comment at: llvm/lib/Target/RISCV/RISCVInstrInfo.td:869
 
+def : InstAlias<"hfence.gvma",     (HFENCE_GVMA      X0, X0)>;
+def : InstAlias<"hfence.gvma $rs", (HFENCE_GVMA GPR:$rs, X0)>;
----------------
Should there be aliases for hfence.vvma?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D117654/new/

https://reviews.llvm.org/D117654



More information about the llvm-commits mailing list