[PATCH] D119006: [AMDGPU] SILoadStoreOptimizer: avoid unbounded register pressure increases

[Jay Foad via Phabricator via llvm-commits]

foad updated this revision to Diff 409647.
foad added a comment.

Remove comments about subregs.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D119006/new/

https://reviews.llvm.org/D119006

Files:
  llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
  llvm/test/CodeGen/AMDGPU/ds-combine-with-dependence.ll
  llvm/test/CodeGen/AMDGPU/ds_read2.ll
  llvm/test/CodeGen/AMDGPU/lower-lds-struct-aa.ll
  llvm/test/CodeGen/AMDGPU/merge-load-store-physreg.mir
  llvm/test/CodeGen/AMDGPU/merge-out-of-order-ldst.mir
  llvm/test/CodeGen/AMDGPU/merge-tbuffer.mir
  llvm/test/CodeGen/AMDGPU/si-triv-disjoint-mem-access.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D119006.409647.patch
Type: text/x-patch
Size: 34668 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220217/498b9527/attachment.bin>