[PATCH] D119552: [TableGen][AMDGPU] Allow empty register classes

[Jay Foad via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGb59ad64eadc0: [TableGen][AMDGPU] Allow empty register classes (authored by foad).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D119552/new/

https://reviews.llvm.org/D119552

Files:
  llvm/lib/Target/AMDGPU/SIRegisterInfo.td
  llvm/test/CodeGen/AMDGPU/accvgpr-copy.mir
  llvm/utils/TableGen/CodeGenRegisters.cpp
  llvm/utils/TableGen/RegisterInfoEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D119552.407916.patch
Type: text/x-patch
Size: 55873 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220211/d9efd6c4/attachment.bin>