[PATCH] D118545: [ARM] Fix 8-bit immediate overflow in the instruction of segmented stack prologue.

[Eli Friedman via Phabricator via llvm-commits]

efriedma added a comment.

To clarify, if you try to assemble a file containing the line `sub r5, #40192` on a Thumb target, it will print an error.  The issue you're seeing with an impossible instruction only shows up for instructions generated internally by the compiler itself.

ARMBaseInstrInfo::verifyInstruction can be tested using a MachineIR (MIR) test.  See llvm/test/CodeGen/ARM/machine-verifier.mir .


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D118545/new/

https://reviews.llvm.org/D118545