[PATCH] D118661: [AMDGPU] Check atomics aliasing in the clobbering annotation

Stanislav Mekhanoshin via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 31 15:18:51 PST 2022


rampitec created this revision.
rampitec added reviewers: arsenm, vpykhtin.
Herald added subscribers: foad, jeroen.dobbelaere, kerbowa, asbirlea, george.burgess.iv, hiraditya, t-tye, tpr, dstuttard, yaxunl, nhaehnle, jvesely, kzhuravl.
rampitec requested review of this revision.
Herald added a subscriber: wdng.
Herald added a project: LLVM.

MemorySSA considers any atomic a def to any operation it dominates
just like a barrier or fence. That is correct from memory state
perspective, but not required for the no-clobber metadata since
we are not using it for reordering. Skip such atomics during the
scan just like a barrier if it does not alias with the load.


https://reviews.llvm.org/D118661

Files:
  llvm/lib/Target/AMDGPU/AMDGPUAnnotateUniformValues.cpp
  llvm/test/CodeGen/AMDGPU/noclobber-barrier.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D118661.404751.patch
Type: text/x-patch
Size: 10066 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220131/76d3308f/attachment-0001.bin>


More information about the llvm-commits mailing list