[PATCH] D117546: [RISCV] Add patterns for vector widening floating-point fused multiply-add instructions

Jianjian Guan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Jan 25 01:15:16 PST 2022

Previous message: [PATCH] D117546: [RISCV] Add patterns for vector widening floating-point fused multiply-add instructions
Next message: [PATCH] D117546: [RISCV] Add patterns for vector widening floating-point fused multiply-add instructions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

jacquesguan added a comment.

In D117546#3268393 <https://reviews.llvm.org/D117546#3268393>, @craig.topper wrote:

> Should we be testing half->float?

Done.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D117546/new/

https://reviews.llvm.org/D117546

Previous message: [PATCH] D117546: [RISCV] Add patterns for vector widening floating-point fused multiply-add instructions
Next message: [PATCH] D117546: [RISCV] Add patterns for vector widening floating-point fused multiply-add instructions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list