[PATCH] D116468: [AArch64] Combine ADD/SUB instructions when they contain a 24-bit immediate.

Micah Weston via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 17 04:45:42 PST 2022

Previous message: [PATCH] D116468: [AArch64] Combine ADD/SUB instructions when they contain a 24-bit immediate.
Next message: [PATCH] D115749: [WebAssembly] Emit symbol labels for table global symbols
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

red1bluelost abandoned this revision.
red1bluelost added a comment.

Abandoning revision in favor of D117429 <https://reviews.llvm.org/D117429>.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D116468/new/

https://reviews.llvm.org/D116468

Previous message: [PATCH] D116468: [AArch64] Combine ADD/SUB instructions when they contain a 24-bit immediate.
Next message: [PATCH] D115749: [WebAssembly] Emit symbol labels for table global symbols
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list