[PATCH] D117394: [BOLT] Fix AARCH64 registers aliasing

Maksim Panchenko via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Jan 23 23:11:29 PST 2022

Previous message: [PATCH] D117394: [BOLT] Fix AARCH64 registers aliasing
Next message: [PATCH] D114405: Optimize shift and accumulate pattern in AArch64.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

maksfb accepted this revision.
maksfb added a comment.
This revision is now accepted and ready to land.

Thanks for the fix! Please spellcheck the summary before committing.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D117394/new/

https://reviews.llvm.org/D117394

Previous message: [PATCH] D117394: [BOLT] Fix AARCH64 registers aliasing
Next message: [PATCH] D114405: Optimize shift and accumulate pattern in AArch64.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list