[PATCH] D117055: [AMDGPU] Fixed physreg asm constraint parsing
Stanislav Mekhanoshin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jan 12 16:37:27 PST 2022
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGd043822daab9: [AMDGPU] Fixed physreg asm constraint parsing (authored by rampitec).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D117055/new/
https://reviews.llvm.org/D117055
Files:
llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp
llvm/lib/Target/AMDGPU/SIISelLowering.cpp
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D117055.399510.patch
Type: text/x-patch
Size: 4231 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220113/d7ff84d3/attachment.bin>
More information about the llvm-commits
mailing list