[PATCH] D117055: [AMDGPU] Fixed physreg asm constraint parsing
Stanislav Mekhanoshin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jan 12 15:36:46 PST 2022
rampitec updated this revision to Diff 399494.
rampitec edited the summary of this revision.
rampitec added a comment.
Fixed tuple parsing as well.
Removed w/a in 2 places which were using it.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D117055/new/
https://reviews.llvm.org/D117055
Files:
llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp
llvm/lib/Target/AMDGPU/SIISelLowering.cpp
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D117055.399494.patch
Type: text/x-patch
Size: 4231 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220112/95dcedbb/attachment.bin>
More information about the llvm-commits
mailing list