[PATCH] D117166: [AArch64][GlobalISel] Optimize conjunctions of compares to conditional conmpares.

Amara Emerson via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Jan 12 15:27:50 PST 2022


aemerson created this revision.
aemerson added a reviewer: paquette.
aemerson added a project: LLVM.
Herald added subscribers: hiraditya, kristof.beyls, rovka.
aemerson requested review of this revision.

This is a partial port of the same optimization from AArch64ISelLowering, although the original handles more cases when generating regular compares instead of this one which just does it when selecting G_SELECTs.

For more detailed comments see the original comments for `emitConditionalComparison()` in AArch64ISelLowering.

Gives minor code size improvements.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D117166

Files:
  llvm/include/llvm/CodeGen/GlobalISel/GenericMachineInstrs.h
  llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp
  llvm/test/CodeGen/AArch64/arm64-ccmp.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D117166.399490.patch
Type: text/x-patch
Size: 31373 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220112/492ebe34/attachment.bin>


More information about the llvm-commits mailing list