[PATCH] D116021: [AArch64] Add a tablegen pattern for UZP2.

[Roman Lebedev via Phabricator via llvm-commits]

lebedev.ri added a comment.

In D116021#3212514 <https://reviews.llvm.org/D116021#3212514>, @lebedev.ri wrote:

> Hello.
> Is this regression expected: https://godbolt.org/z/c7Kbor6Th ?
> This affected halide CI https://buildbot.halide-lang.org/master/#/builders/173/builds/500/steps/12/logs/correctness_simd_op_check

No, bad example, there it isn't obvious that there is a regression.
How about this one: https://godbolt.org/z/EeqjGW58x <- clear increase in instruction count.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D116021/new/

https://reviews.llvm.org/D116021