[PATCH] D115975: [RISCV] Disable interleaving scalar loops in the loop vectorizer.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Dec 22 08:18:24 PST 2021


craig.topper added inline comments.


================
Comment at: llvm/test/Transforms/LoopVectorize/RISCV/unroll-in-loop-vectorizer.ll:1
+; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
+; RUN: opt -S -mtriple=riscv64 -mattr=+experimental-v -loop-vectorize < %s | FileCheck %s
----------------
luismarques wrote:
> Remove this.
Why?


================
Comment at: llvm/test/Transforms/LoopVectorize/RISCV/unroll-in-loop-vectorizer.ll:38
+  %iv1 = add i32 %iv, 1
+;  %lftr.wideiv = trunc i64 %indvars.iv.next to i32
+  %cond = icmp eq i32 %iv1, %size
----------------
luismarques wrote:
> ?
Must have been in the AMDGPU test. I’ll remove.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D115975/new/

https://reviews.llvm.org/D115975



More information about the llvm-commits mailing list