arsenm added a comment. My main worry here would be the constant bus restriction handling. Can you add tests for every permutation of SGPR and VGPR operands? CHANGES SINCE LAST ACTION https://reviews.llvm.org/D109969/new/ https://reviews.llvm.org/D109969