[PATCH] D110053: [AMDGPU] Add a regclass flag for scalar registers

[Christudasan Devadasan via Phabricator via llvm-commits]

cdevadas updated this revision to Diff 390949.
cdevadas added a comment.

Rebase after D110762 <https://reviews.llvm.org/D110762>


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D110053/new/

https://reviews.llvm.org/D110053

Files:
  llvm/lib/Target/AMDGPU/SIDefines.h
  llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.h
  llvm/lib/Target/AMDGPU/SIRegisterInfo.td

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D110053.390949.patch
Type: text/x-patch
Size: 13955 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20211201/71ad864f/attachment-0001.bin>