[PATCH] D114541: [CodeGen] Add scalable vector support for lowering of llvm.get.active.lane.mask

[Sjoerd Meijer via Phabricator via llvm-commits]

SjoerdMeijer added a comment.

In D114541#3153052 <https://reviews.llvm.org/D114541#3153052>, @david-arm wrote:

> Hi @SjoerdMeijer, yeah it's really just a safety net, although for SVE there are times when we can't lower this directly to the 'whilelo' instruction. For example, the instruction doesn't support illegal types such as nxv32i1, or inputs that are i8, etc. If we do find ourselves hitting these cases at some point we can look at improving them I guess?

Yeah, okay, sure!


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D114541/new/

https://reviews.llvm.org/D114541