[PATCH] D109301: [AMDGPU] Enable copy between VGPR and AGPR classes during regalloc

[Christudasan Devadasan via Phabricator via llvm-commits]

cdevadas updated this revision to Diff 389662.
cdevadas added a comment.

Suggestions addressed.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D109301/new/

https://reviews.llvm.org/D109301

Files:
  llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.h
  llvm/test/CodeGen/AMDGPU/extend-phi-subrange-not-in-parent.mir
  llvm/test/CodeGen/AMDGPU/partial-regcopy-and-spill-missed-at-regalloc.ll
  llvm/test/CodeGen/AMDGPU/spill-agpr.ll
  llvm/test/CodeGen/AMDGPU/spill-vector-superclass.ll
  llvm/test/CodeGen/AMDGPU/spill-vgpr-to-agpr.ll
  llvm/test/CodeGen/AMDGPU/vector-spill-restore-to-other-vector-type.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D109301.389662.patch
Type: text/x-patch
Size: 52217 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20211125/61b3213d/attachment-0001.bin>