[PATCH] D111221: [AArch64][SVE] Improve code generation for VLS i1 masks

[David Truby via Phabricator via llvm-commits]

DavidTruby updated this revision to Diff 387924.
DavidTruby added a comment.

Add negative tests for the case where the ptrue vl is not the same, or where
one of the predicates is not a ptrue at all.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D111221/new/

https://reviews.llvm.org/D111221

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/sve-fixed-length-masked-loads.ll
  llvm/test/CodeGen/AArch64/sve-punpklo-combine.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D111221.387924.patch
Type: text/x-patch
Size: 35221 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20211117/754fba27/attachment.bin>