[PATCH] D113475: [llvm-tblgen][RISCV] Make llvm-tblgen RISCVCompressInstEmitter to be common infra across different targets
Zixuan Wu via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Nov 11 19:03:13 PST 2021
zixuan-wu updated this revision to Diff 386713.
zixuan-wu added a comment.
Address comments.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D113475/new/
https://reviews.llvm.org/D113475
Files:
llvm/include/llvm/Target/Target.td
llvm/lib/Target/RISCV/RISCVInstrInfoC.td
llvm/test/TableGen/AsmPredicateCombiningRISCV.td
llvm/utils/TableGen/CMakeLists.txt
llvm/utils/TableGen/CompressInstEmitter.cpp
llvm/utils/TableGen/RISCVCompressInstEmitter.cpp
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D113475.386713.patch
Type: text/x-patch
Size: 83226 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20211112/a3cba663/attachment.bin>
More information about the llvm-commits
mailing list