[PATCH] D113543: [RISCV] Add inline expansion for vector ftrunc/fceil/ffloor.
Roger Ferrer Ibanez via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Nov 11 00:00:41 PST 2021
rogfer01 added a comment.
Being myself far from an expert in floating-point, the logic and generated code seem correct to me.
================
Comment at: llvm/lib/Target/RISCV/RISCVISelLowering.cpp:1642
+ // decrease by 1.
+ // FIXME: This should use a masked operation.
+ SDValue Adjust = DAG.getNode(ISD::FSUB, DL, VT, Truncated,
----------------
I understand our current `RISCVISD::V<op>_VL` nodes fall short here because they don't allow mask undisturbed, right?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D113543/new/
https://reviews.llvm.org/D113543
More information about the llvm-commits
mailing list