[PATCH] D112692: [RISCV] Generate pseudo instruction li
Jessica Clarke via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Oct 28 07:42:00 PDT 2021
jrtc27 added a comment.
Yeah, I think this is is ok, we just have to be a bit careful to ensure we don't prefer fancy bitmanip things for PseudoLI when a plain ADDI works.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D112692/new/
https://reviews.llvm.org/D112692
More information about the llvm-commits
mailing list